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The effects of water vapor added in the N2 annealing of high-k HfTiON gate dielectric on Ge
metal-oxide-semiconductor capacitor are investigated. Both transmission-electron microscopy and
ellipsometry indicate that, as compared to dry-N2 annealing, the wet-N2 annealing can greatly
suppress the growth of unstable low-k GeOx at the dielectric/Ge interface, thus resulting in smaller
equivalent dielectric thickness, as well as less interface states and dielectric charges. All these are
attributed to the hydrolyzable property of GeOx in water. Moreover, the wet-N2 annealed capacitor
has ten times lower gate-leakage current due to its better dielectric morphology as confirmed by
atomic force microscopy. © 2007 American Institute of Physics. DOI: 10.1063/1.2723074
As the scaling of classical Si metal-oxide-semiconductor
MOS device continues, the fundamental limit of Si tech-
nology is in sight. In order to further enhance the current-
drive capability of the device, alternative channel materials
are needed for better performance. One of these materials is
Ge, which is currently under investigation as a replacement
for Si. The main advantages of Ge are its high electron and
hole mobilities for carrier transport. However, there is an
intrinsic problem in the formation of gate dielectric on Ge
substrate: Ge oxide is known to be thermally unstable, water
hydrolyzable, and has poor electrical properties. Recently,
high-k gate dielectrics on Si substrate have been proved to
significantly reduce the leakage current as compared to the
traditional SiO2/Si system, while still maintaining excellent
reliability and high transistor performances. Therefore, depo-
sition of high-k dielectric as gate oxide on Ge substrate has
received much attention. Up to now, several metal oxides,
e.g., ZrO2,1 HfAlOx,2 HfO2,3–5 and GeON,6 have been dem-
onstrated to be suitable for Ge MOS devices. However, it is
inevitable to grow a GeOx interlayer during the preparation
of these gate dielectrics because they are usually formed in
an oxidizing ambient. The unstable GeOx deteriorates the
quality of the Ge/dielectric interface, thus increasing the
interface-state density and gate-leakage current. Therefore, it
is highly desirable to prepare high-k gate dielectric in a non
oxidizing ambient to suppress the growth of the GeOx inter-
layer. In this work, we demonstrate that this goal can be
easily achieved by annealing the high-k gate dielectric in
water vapor because GeOx is highly soluble in water even at
room temperature. The electrical characteristics of the rel-
evant MOS capacitors and the effects of the wet-N2 anneal-
ing on dielectric performance are analyzed.
Ge substrate used was 100 Sb-doped n-type wafers
with a resistivity of 0.4–0.6  cm. The wafers were cleaned
with acetone, trichloroethylene, toluene, and ethanol and
rinsed with deionized water, followed by 60 s diluted HF
1:50 dipping for several cycles to remove the unstable na-
tive oxide GeOx. After drying, HfTiN thin film was depos-
ited by reactive cosputtering method in an Ar+N2 ambient
Ar:N2=48:12 with a Hf target at 65 W and a Ti target at
25 W, and a chamber pressure of 1 Pa. To minimize the
interlayer growth, postdeposition annealing was carried out
at 550 °C for 5 min in a dry-N2 or wet-N2 ambient instead
of O2 denoted as DN2 and WN2 samples, respectively. The
wet-N2 atmosphere was realized by bubbling pure N2
through de-ionized water at 95 °C with a flow rate of
500 ml/min. Then, Al was thermally evaporated and pat-
terned as gate electrode with an area of 7.8510−5 cm2. Fi-
nally, forming-gas annealing was performed at 300 °C for
20 min.
High-frequency 1 MHz capacitance-voltage C-V
characteristics were measured at room temperature using
HP4284A precision impedance meter. Gate-leakage current
was measured by HP4156A precision semiconductor param-
eter analyzer. Physical thickness of the gate dielectrics was
determined by ellipsometry and listed in Table I. Structure of
the films was determined by transmission-electron micros-
copy TEM. All electrical measurements were carried out
under a light-tight and electrically shielded condition.
The TEM images in Fig. 1 show that both Ge MOS
capacitors have a HfTiON film thickness of 9.1 nm. More-
over, Fig. 1a depicts a thin GeOx interlayer 0.9 nm be-
tween Ge and HfTiON in the WN2 sample, while a thicker
GeOx interlayer 2.7 nm exists in the DN2 sample, as
shown in Fig. 1b. This phenomenon indicates that the wet-
N2 annealing is effective for suppressing the oxidation of Ge
and thus the growth of the interlayer GeOx. This is due to
the well-known hydrolyzable property of GeOx in water. On
the other hand, the total physical thicknesses tox of gate
dielectric for the DN2 and WN2 samples measured by ellip-
sometry are 11.8 and 10.0 nm, respectively. These results are
consistent with those obtained from the TEM images in
aAuthor to whom correspondence should be addressed; electronic mail:
laip@eee.hku.hk
APPLIED PHYSICS LETTERS 90, 163502 2007
0003-6951/2007/9016/163502/3/$23.00 © 2007 American Institute of Physics90, 163502-1
Fig. 1. It should be noted that this wet-N2 annealing is also
applicable when thinner HfTiON films with high quality can
be prepared by more advanced deposition techniques.
Typical HF C-V curves of the two samples are depicted
in Fig. 2. Distortion is observed in the depletion and inver-
sion regions of the C-V curve for the DN2 sample, indicating
poor interface quality. This should be associated with signifi-
cant interfacial defects originating from the growth of the
GeOx interlayer during the dry-N2 annealing. On the other
hand, the growth of the GeOx interlayer can be effectively
suppressed when the annealing is carried out in a wet-N2
ambient, as shown by the smooth C-V curve of the WN2
sample, implying less interface and near-interface traps.
The values of gate-dielectric capacitance Cox, equiva-
lent dielectric thickness teq, and flatband voltage Vfb ex-
tracted from the 1 MHz C-V curves are listed in Table I.
Approximate interface-state density at midgap Dit is also
extracted from the 1 MHz C-V curve using the Terman
method for comparison purpose only.7 Equivalent dielectric-
charge density Qox is calculated as −CoxVfb−ms /q,
where the work-function difference ms between Al and Ge
is calculated to be 0.053 V. It can be noted from Table I that
teq of the DN2 sample is larger than that of the WN2 sample,
further indicating the excessive growth of GeOx interlayer
during the dry-N2 annealing for the DN2 sample. Lower Dit
is found for the WN2 sample than the DN2 sample due to
suppressed growth of GeOx interlayer in the wet ambient.
Obviously, the high interface-state density for the DN2
sample probably results from the unstable GeOx interlayer,
which can lead to Ge atoms outdiffusing into the HfTiON
film near the interface to generate a large amount of defects.8
Therefore, the wet-N2 annealing is favorable for suppressing
the growth of the GeOx interlayer and thus decreasing Dit
because GeOx once grown could be easily hydrolyzed in the
wet ambient. The negative Qox of the WN2 sample should be
largely related to the wet annealing ambient and the final
forming-gas annealing.9 The origin of the negative charges
might be OH−, which cannot diffuse out from the interface at
temperature less than 550 °C.10 For the DN2 sample, the
negative Qox should be mainly due to the high acceptorlike
interface and near-interface trap densities of the GeOx inter-
layer because Qox includes not only fixed charge but also
interface and near-interface trap charges.10 Therefore, a
larger Qox of the DN2 sample results in a larger flatband
voltage shift than the WN2 sample.
The dielectric constants ox of the gate stack dielectric,
as calculated by SiO2tox/ teq, are found to be 16.3 and 13.5
for the WN2 and DN2 samples, respectively. The difference
between the two dielectric constants is due to the different
thicknesses of the GeOx interlayer, based on the formula of
ox=SiO2tox/ teq= tox/ tGeOx /GeOx + tHfTiON/HfTiON. Obvi-
ously, the larger the thickness of the low-k GeOx interlayer
tGeOx, the smaller is ox. Therefore, it is very important to
suppress the growth of the GeOx interlayer and thus achieve
large ox for the gate dielectric like in the WN2 sample.
The gate-leakage properties of the two samples are
shown in the inset of Fig. 2. The DN2 sample has a large
gate leakage of 1.510−4 A/cm2 at Vg=−1 V due to large
Dit associated with the unstable GeOx interlayer. On the other
hand, even with a thinner gate dielectric, the WN2 sample
displays a much lower gate leakage of 1.410−5 A/cm2 at
Vg=−1 V, thus exhibiting superior bulk and interface prop-
erties than the DN2 sample. This should be attributed to the
suppressed growth of the unstable GeOx interlayer and thus
smoother dielectric surface, because it has been reported that
the roughness at the dielectric/gate interface can significantly
increase the gate-leakage current.11 Atomic force microscopy
AFM images of the HfTiON film surface after the wet-N2
and dry-N2 annealings are shown in Fig. 3. The rms surface
roughness of the dry-N2 annealed sample 0.56 nm is much
larger than that of the wet-N2 annealed sample 0.21 nm.
FIG. 1. TEM images of MOS capacitor. a WN2 sample and b DN2
sample.
TABLE I. Gate-dielectric capacitance, equivalent dielectric thickness, physical thickness, flatband voltage, and
dielectric-charge and interface-state densities.
Sample
Cox
pF
teq
nm
tox
nm
Vfb
V
Dit at midgap
cm−2 eV−1
Qox
cm−2
DN2 79 3.4 11.8 0.25 7.91011 −1.31012
WN2 114 2.4 10.0 0.13 2.81011 −7.31011
FIG. 2. High-frequency 1 MHz C-V curves of the samples. The inset
shows their gate-leakage current density vs gate voltage.
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The reason is that owing to the stronger growth of the GeOx
interlayer during the dry-N2 annealing, more Ge atoms can
outdiffuse from the GeOx interlayer to the high-k dielectric
film and then pile up at the surface, resulting in larger
roughness.
In summary, the effects of postdeposition annealing in
water vapor on the physical and electrical properties of Ge
MOS capacitors with HfTiON gate dielectric have been in-
vestigated. Wet-N2 annealing for deposited HfTiON film can
induce a great reduction of interface-state/dielectric-charge
densities and gate-leakage current due to the suppressed
growth of unstable GeOx interlayer in the wet ambient. This
is attributed to the well-known hydrolyzable property of
GeOx in water. Therefore, depositing HfTiN film followed by
wet-N2 annealing to form HfTiON gate dielectric is a prom-
ising process for fabricating advanced Ge MOS transistors
with high-k gate dielectric.
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